

EAST SEARCH

7/17/04

L#	Hits	Search String	Databases
L1	8202	((digital or integrated) near2 circuit\$1) or logic) with simulat\$3	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L2	1108	1 and ("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L3	417	1 and ("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L4	2468	1 and ("gate level" or gate\$1 or cell\$1 or transistor\$1) with (model\$3 or simulat\$3)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L5	2206	1 and ("gate level" or gate\$1 or cell\$1 or transistor\$1) with simulat\$3	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L6	918	1 and ("gate level" or cell\$1) with simulat\$3	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L7	299	1 and ("gate level" with simulat\$3)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L8	54	1 and ("gate level" and (transistor\$1 near2 level)) with simulat\$3	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L9	311	1 and (waveform\$1 with (current or voltage))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L10	59	1 and ("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L11	74	1 and ("gate level" or cell\$1) with simulat\$3 and (waveform\$1 with (current or voltage))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L12	90	1 and ("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L14	1446	1 and ("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L16	99	14 and (averag\$3 with current)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L17	192	14 and (((signal near2 (change or transition)) or event) with current)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L18	48	14 and (averag\$3 with current) and (((signal near2 (change or transition)) or event) with current)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L19	142	14 and (slew or "composite cell")	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L20	73	14 and (waveform\$1 with (area or height or width))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L22	49	14 and (waveform\$1 with (current or voltage)) and (slew or "composite cell")	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L23	94	14 and (library with (peak near2 current) or current or height or capacitance or slew))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L24	74	14 and ((voltage near2 drop) with current)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L25	130	14 and ("short circuit" or charge) with current)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L26	177	1 and (((("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L27	21	26 and (averag\$3 with current)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L28	36	26 and (((signal near2 (change or transition)) or event) with current)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L29	8	26 and (averag\$3 with current) and (((signal near2 (change or transition)) or event) with current)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L30	28	26 and (slew or "composite cell")	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L31	32	26 and (waveform\$1 with (area or height or width))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L32	24	26 and (waveform\$1 with (current or voltage)) and (slew or "composite cell")	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L33	40	26 and (library with (peak near2 current) or current or height or capacitance or slew))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L34	20	26 and ((voltage near2 drop) with current)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L35	36	26 and ("short circuit" or charge) with current)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L36	122	1 and (((("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L41	156	1 and ("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L40	4	1 and ("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L43	9	1 and ("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L42	23	1 and ("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L44	41	1 and ("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L45	727	1 and ("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L46	270	1 and ("electromagnetic interference" or EMI or (electromagnetic near2 emission\$1) or noise)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB

US 20020147555 A1	Method and apparatus for analyzing a source current waveform in a semiconductor integrated circuit	20021010 702/70
US 20020065643 A1	Method for optimizing electromagnetic interference and method for analyzing the electromagnetic interference	20020530 703/19
US 20020045995 A1	Electromagnetic interference analysis method and apparatus	20020418 702/77
US 20020043667 A1	Method of designing semiconductor integrated circuit device and semiconductor integrated circuit	20020418 257/202
US 20020035708 A1	Method and apparatus for generating test patterns used in testing semiconductor integrated circuit	20020321 714/25
US 20020024064 A1	Method of designing semiconductor integrated circuit device and semiconductor integrated circuit	20020228 257/207
US 20020022951 A1	Method, apparatus and computer program product for determination of noise in mixed signal	20020221 703/16
US 20020011885 A1	Power model for EMI simulation to semiconductor integrated circuit, method of designing the circuit	20020131 327/158
US 20020011827 A1	Fault simulation method and fault simulator for semiconductor integrated circuit	20020131 324/71.5
US 20010054917 A1	Driver circuit, receiver circuit, and semiconductor integrated circuit device	20011227 327/108
US 20010054174 A1	Programmable logic controller method, system and apparatus	20011220 714/4
US 20010043450 A1	System and method for servo control of nonlinear electromagnetic actuators	20011122 361/160
US 20010039649 A1	Programmable logic controller method, system and apparatus	20011108 717/128
US 20010037491 A1	Programmable logic controller method, system and apparatus	20011101 717/128
US 20010032329 A1	Storage media being readable by a computer, and a method for designing a semiconductor integrated circuit	20011018 716/6
US 20010029600 A1	Storage media being readable by a computer, and a method for designing a semiconductor integrated circuit	20011011 716/17
US 20010005898 A1	Timing verifying system in which waveform slew is considered	20010628 714/815
US 20010000427 A1	Method of incorporating interconnect systems into an integrated circuit process flow	20010426 333/33
US 6751579 B1	Method of scaling table based cell library timing models in order to take into account process variations	20040511 326/63
US 6734704 B1	Voltage level-shifting control circuit for electronic switch	20040504 716/4
US 6732339 B2	Cell-based noise characterization and evaluation	20040504 703/24
US 6732068 B2	Memory circuit for use in hardware emulation system	20040217 714/725
US 6694464 B1	Method and apparatus for dynamically testing electrical interconnect	20040210 716/1
US 6691284 B2	Method for creating a characterized digital library for a digital circuit design	20040203 369/47.19
US 6687205 B1	Parallel coded spread spectrum communication for data storage	20031223 713/500
US 6668333 B1	Method and apparatus for evaluating effects of switching noise in digital and analog circuitry	20031014 716/6
US 6634015 B2	Computer-readable storage media stored with a delay library for designing a semiconductor integrated circuit	20030930 716/6
US 6629299 B1	Delay library representation method, delay library generation method and delay calculation method	20030930 714/815
US 6629289 B2	Timing verifying system in which waveform slew is considered	20030902 716/5
US 6615394 B2	Method and apparatus for preparing a simulation model for semiconductor integrated circuit device	20030826 716/1
US 6611943 B2	Method of designing semiconductor integrated circuit device and semiconductor integrated circuit	20030805 703/19
US 6604066 B1	Method and apparatus for calculating delay for logic circuit and method of calculating delay of circuit	20030603 713/502
US 6574743 B1	Programmable logic controller method, system and apparatus	20030401 369/13.02
US 6542443 B1	Efficient linearization of saturation channels	20030401 327/108
US 6542011 B2	Driver circuit, receiver circuit, and semiconductor integrated circuit device	20030325 716/15
US 6539531 B2	Method of designing, fabricating, testing and interconnecting an IC to external circuit nodes	20021224 342/169
US 6498583 B1	Real time multiple simulated targets generator for mono pulse radar	20021210 716/5
US 6493853 B1	Cell-based noise characterization and evaluation	20021008 365/63
US 6462978 B2	Method of designing semiconductor integrated circuit device and semiconductor integrated circuit	20021008 438/17
US 6461882 B2	Fault simulation method and fault simulator for semiconductor integrated circuit	20020702 607/16
US 6415181 B1	Implantable medical device incorporating adiabatic clock-powered logic	20020521 703/15
US 6393385 B1	Knowledge driven simulation time and data reduction technique	20020423 703/28
US 6377912 B1	Emulation system with time-multiplexed interconnect	20020409 716/18
US 6370678 B1	System and method for adjusting logic synthesis based on power supply circuit models	20020409 365/210
US 6370072 B1	Low voltage single-input DRAM current-sensing amplifier	20020402 716/10
US 6367061 B1	Semiconductor integrated circuit and manufacturing method thereof, semiconductor macro cell	20020122 257/207
US 6340825 B1	Method of designing semiconductor integrated circuit device and semiconductor integrated circuit	

US 6304998 B1	Method of manufacturing integrated circuit device	20011016 716/4
US 6298466 B1	Method and system for synthesizing operational amplifiers for amplifying systems with minimum	20011002 716/1
US 6278964 B1	Hot carrier effect simulation for integrated circuits	20010821 703/19
US 6253354 B1	Method and apparatus for analyzing variations in source voltage of semiconductor device	20010626 716/4
US 6242951 B1	Adiabatic charging logic circuit	20010605 326/98
US 6208594 B1	Efficient linearization of saturation channels	20010327 369/13.02
US 6208497 B1	System and method for servo control of nonlinear electromagnetic actuators	20010327 361/160
US 6160382 A	Method and apparatus for determining characteristic parameters of a charge storage device	20001212 320/136
US 6125334 A	Module-configurable full-chip power profiler	20000926 702/60
US 6066177 A	Method and apparatus for calculating delay for logic circuit and method of calculating delay di	20000523 703/19
US 6047247 A	Method of estimating degradation with consideration of hot carrier effects	20000404 702/117
US 6000829 A	Semiconductor integrated circuit capable of compensating for fluctuations in power supply vol	19991214 700/95
US 5960191 A	Emulation system with time-multiplexed interconnect	19990928 703/28
US 5943490 A	Distributed logic analyzer for use in a hardware logic emulation system	19990824 703/28
US 5880616 A	Digital logic level conversion circuit with a small sinusoidal wave input	19990309 327/333
US 5872531 A	Signal encode/decode system	19990216 341/110
US 5864311 A	Systems for enhancing frequency bandwidth	19990126 341/155
US 5857164 A	System for calculating current consumption characteristics of cells	19990105 702/64
US 5854600 A	Hidden side code channels	19981229 341/155
US 5852445 A	Method of verifying integrated circuit operation by comparing stored data structures correspo	19981222 345/440
US 5839947 A	Modeling, characterization and simulation of integrated circuit power behavior	19981117 703/14
US 5838274 A	Systems for achieving enhanced amplitude resolution	19981117 341/155
US 5835380 A	Simulation based extractor of expected waveforms for gate-level power analysis tool	19981110 716/2
US 5808574 A	Systems for achieving enhanced frequency resolution	19980915 341/110
US 5768145 A	Parametrized waveform processor for gate-level power analysis tool	19980616 703/14
US 5712589 A	Apparatus and method for performing adaptive power regulation for an integrated circuit	19980127 327/538
US 5692907 A	Interactive cardiac rhythm simulator	19971202 434/262
US 5675523 A	Waveform data generating apparatus	19971007 708/8
US 5640161 A	Silent data conversion system with sampling during electrical silence	19970617 341/122
US 5638074 A	Method and apparatus for slew limiting	19970610 341/155
US 5617325 A	Method for estimating interconnect delays in integrated circuits	19970401 716/6
US 5606518 A	Test method for predicting hot-carrier induced leakage over time in short-channel IGFETs an	19970225 703/13
US 5600578 A	Test method for predicting hot-carrier induced leakage over time in short-channel IGFETs an	19970204 703/14
US 5568395 A	Modeling and estimating crosstalk noise and detecting false logic	19961022 716/4
US 5553008 A	Transistor-level timing and simulator and power analyzer	19960903 703/14
US 5541529 A	Field programmable gate array transferring signals at high speed	19960730 326/39
US 5481484 A	Mixed mode simulation method and simulator	19960102 703/14
US 5479168 A	Compatible signal encode/decode system	19951226 341/110
US 5459673 A	Method and apparatus for optimizing electronic circuits	19951017 716/6
US 5452225 A	Method for defining and using a timing model for an electronic circuit	19950919 703/19
US 5446676 A	Transistor-level timing and power simulator and power analyzer	19950829 703/19
US 5396527 A	Recovered energy logic circuits	19950307 377/57
US 5384720 A	Logic circuit simulator and logic simulation method having reduced number of simulation eve	19950124 703/16
US 5317207 A	Integrated circuit having reduced electromagnetic emissions an integrated circuit including a	19940531 326/26
US 5298851 A	Multiple application voltage regulator system and method	19940329 322/28
US 5223775 A	Apparatus and related method to compensate for torque ripple in a permanent magnet electri	19930629 318/432
US 5148514 A	Neural network integrated circuit device having self-organizing function	19920915 706/34

US 5115386 A	Circuit for controlling an electric power supply apparatus, a method therefor and an interrupt	19920519 363/41
US 5036479 A	Modular automated avionics test system	19910730 702/121
US 4516039 A	Logic circuit utilizing a current switch circuit having a non-threshold transfer characteristic	19850507 326/18
US 4459457 A	Feedback welder control system	19840710 219/110
US 4459456 A	Feedback welder control system	19840710 219/110
US 4394776 A	Priority channel system for a synthesized transceiver	19830719 455/76
US 4303921 A	Digital readout PRF measuring device	19811201 342/13
US 3826899 A	BIOLOGICAL CELL ANALYZING SYSTEM	19740730 377/10
US 3699336 A	BIOLOGICAL CELL ANALYZING SYSTEM	19721017 250/461.2